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ABSTRACT (Maximum 200 words)
Data are presented demonstrating a design and fabrication process for the realization of low-threshold, high-output vertical-cavity surface-emitting laser diodes with low series resistance. Lateral current confinement is achieved in the laser structures through the use of molecular-beam epitaxial regrowth over a 1000-A-thick patterned layer of low growth temperature AlGaAs incorporated into the p-type top mirror. A maximum cw output power in excess of 5.7 mW, at 300 K is demonstrated for 15-wm-diam devices. With increased top mirror reflectivity (through the addition of dielectric layers), the low series resistance of the design results in a bias voltage on only 1.8 V at a threshold current of 1.9 mA for 10-pm-diam devices.
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. Data are presented demonstrating a design and fabrication process for the realization of low-threshold, high-output vertical-cavity surface-emitting laser diodes with low series resistance. Lateral current confinement is achieved in the laser structures through the use of molecular-beam epitaxial regrowth over a 1000-A-thick patterned layer of low growth temperature AIGaAs incorporated into the p-type top mirror. A maximum cw output power in excess of 5.7 mW, at 300 K is demonstrated for 15-ipm-diam devices. With increased top mirror reflectivity (through the addition of dielectric layers), the low series resistance of the design results in a bias voltage of only 1.8 V at a threshold current of 1.9 mA for 10-mm-diam devices.
There has been considerable recent interest in vertical-VCSEL. As compared to a pnpn blocking structure, the cavity surface-emitting laser (VCSEL) diodes due to inhighly resistive LT-AIGaAs layer leads to reduced sensiherent advantages in the device geometry. Though there tivity to doping levels in and around the current blocking have been many advances in the reduction of threshold layer, and reduced current leakage through the blocking currents for these devices, ", 2 maximum cw output power is layer. Compared to other possible insulators, AIGaAs prostill limited in part due to poorly dissipated heat generated vides good thermal condOctivity and a thermal expansion within the devices. Commonly used fabrication techniques coefficient which matches the rest of the epitaxial strucfor the VCSEL result in a device in which the current must ture. By minimizing the thickness of the current blocking flow through -20 or more pairs of a p-type AlAs/ layer, planarity of the regrown crystal surface is improved, (AI)GaAs distributed Bragg reflector (DBR), with a while device series resistance is reduced. cross-sectional area on the order of 100 pm 2 or less.
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' 4 This Figure 1 shows a schematic cross section of the MBEgeometry contributes to resistive power loss and heating of grown VCSEL structure. The initial epitaxial structure the device. Success in reduction of the series resistance has consists of a 0.2 gm n-type GaAs buffer layer followed by been achieved through graded superlattices at the DBR a 23-pair, n-type, AlAs/GaAs quarter-wave stack tuned to heterojunctions, 5 and through periodically locating heavily 0.98 pm, a quarter-wave layer of n-type Al 0 . 67 Ga 0 33 As, an doped regions about the heterojunctions where the electric active region consisting of three 60 A Ino 2 Ga 0 o 8 As quanfield is lowest. 2. 6 tum wells (QWs) separated by 100 A GaAs barriers in a Alternative fabrication methods can result in devices in one-wavelength-thick GaAs cavity, a p-type quarter-wave which the current is funneled into the active region and the AIo 6 7 Ga 0 3 3 As layer, a one-eighth-wavelength-thick p-type flow of current is only restricted to a small cross section in GaAs layer, a 1000-A.-thick undoped LT-Aio. 67 Gao. 33 As the region near the active region.7-9 Such geometries are layer, and a p-type GaAs layer of one-eighth wavelength in inherently less susceptible to high series resistance for thickness. The QW active region is grown at a substrate small diameter devices. We have previously reported temperature of 540 'C, the LT-AJGaAs at 270 'C, and the VCSEL devices in which current funneling is achieved rest of the structure at 610 *C. An 8-period graded superthrough the use of molecular beam epitaxy (MBE) relattice is placed on both sides of each of the Al0 67 Gao 33 As growth over a patterned n-type current blocking layer layers surrounding the active region for a reduction in seplaced within the p-type top mirror near the active region. 8 ries resistance. However, a considerable amount of leakage current passes After initial growth, 10, 15, 30, and 60 pm openings through the thin, n-type current blocking layers for voltare photolithographically defined on the epitaxial surface, ages as low as 4 V. 1 0 MBE growth of GaAs at temperatures and a solution of H 2 0 2 -NH 3 OH with pH adjusted to -7.2 in the vicinity of 200-300 "C has been shown to produce is used to selectively etch through the top GaAs layer. layers exhibiting very high resistivity due to the incorpoAfter removing the photoresist, the exposed LT-AIGaAs ration of excess As during growth."! Recently, a 1-pumlayer is selectively etched using a dilute HF-H 2 0 solution, thick, MBE-grown, low growth temperature (LT) GaAs and the samples are returned to the MBE system for relayer has been used for current blocking in an edgegrowth. Delays between etching and regrowth have been as emitting laser.' 2 The laser structure was grown by organolong as a few days, with the wafer stored simply in an metallic chemical vapor deposition on a channeled MBEatmosphere environment. Before the regrowth, the oxide is grown LT-GaAs epilayer. It has been shown that the desorbed in the MBE system using a standard procedure of resistivity on a LT-MBE epilayer can be significantly inmonitoring the reflection high-energy electron diffraction creased through the use of AIGaAs.'
3 In this letter, we pattern. The MBE regrowth layers consist of a p-type report the use of a thin ( -1000 A) LT-AIGaAs layer used
GaAs layer of one-eighth wavelength in thickness followed for current funneling into an AIGaAs-GaAs-InGaAs by either a 4-pair or a 6-pair p-type AlAs/GaAs quarter- AlAs/GaAs DBR, and a 3-pair electron-beam deposited wave stack. In order to further reduce series resistance in dielectric stack. The emitter is nominally 10 ym in diamthese devices, an 8-period graded superlattice is placed at eter, with a 15-pm-diam opening in the metallization every AlAs/GaAs heterojunction. After the regrowth, around it. The lasing threshold current is measured to be scanning electron microscopy (r,,t shown) reveals that -1.5 mA with a threshold voltage of only 1.9 V, and a voids may sometimes occur at the edges of etched region, series resistance of .-110 fl. The maximum cw output is confined internally to the epitaxial layer.
greater than 1.7 mW at a wavelength of 979 nm. Over 300 After MBE crystal growth, Cr/Au metallization is dedevices were tested, and over 951 of the devices exhibited posited on the epitaxial surface with a "lift-off" process cw lasing. The threshold voltage of a large number of the used to remove metallization from the area above the open-10 tm devices measured are found to be in the range of ings in the LT-AlGaAs layer. Electrical isolation is -1.8 V after the deposition of a 4-pair dielectric stack. achieved by etching -2 pm troughs into the epitaxial layThis threshold voltage is comparable to the best values ers around each emitter. This leaves square contact pads of previously reported for pulsed VCSELs.
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-. 400 pm on a side for each device. The reflectivity of the When comparing devices with identical ZnSe/CaF, dioutput (p-side) mirror is then enhanced through electronelectric stacks, those with the 4-pair AlAs/GaAs DBR beam deposition of successive pairs of quarter-wave ZnSe/ typically exhibit a higher efficiency and greater maximum CaF 2 dielectric layers.1 4 At 300 K, cw lasing is obtained output than the devices with the 6-pair AlAs/GaAs DBR. after the deposition of two quarter-wave dielectric pairs.
However, they also possess, on average, a higher threshold The lasing threshold current, efficiency, and maximum current for lasing. Figure 3 shows the cw roomoutput power reduce with the deposition of additional temperature lasing characteristics of a 1 5 -pm-diam device pairs of dielectric layers.
with a 30 pm opening in the metallization around it. The Figure 2 shows the cw room-temperature lasing charoutput mirror for this device consists of a MBE-grown acteristics of one of the lower threshold devices. The out-4-pair AlAs/GaAs DBR, and a 3-pair electron-beam deput mirror for this device consists of a MBE-grown 6-pair posited dielectric stack. The lasing threshold current is measured to be -3.7 mA with a voltage of .-2.1 V at this current, and a series resistance of -115 fl. The maximum 10pm dia. VCSEL cw output is greater than 5.7 mW at a wavelength of AlAs/GaAs x6)
. 989 nm. 
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In summary, through the use of MBE regrowth over a patterned LT-AlGaAs layer for lateral current confine- 
